Abstract:
A method for synthesis of three-level matrix structures, placed on silicon area of the custom VLSI circuits, is proposed. Each subcircuit of a three-level structure is a matrix circuit of the AND, OR type that belongs to the classical two-level AND-OR circuit of the programmable logic array (PLA). Three-level matrix structures can be more compact in area than two-level PLA circuits.